We present an empirical routing delay model for estimating interconnection delays in FPGAs. We assume that the routing delay is a function of interPLC distances, circuit size, fanout of the net and routing congestion in the channel. We performed extensive simulations of various circuits to generate a sufficiently large dataset. Our method estimates delays by reading the average value tables and interpolating the values, if necessary. We present a rigorous statistical justification of this delay model. Our results show that our methodpredicts the delays within 20% of actual and it far outperforms all other existing techniques.
Introduction
In VLSI technology the interconnection area has become a more important factor in the total chip size than the cell area. Minimizing interconnection length minimizes the interconnection delay which leads to low power consumption. During physical layout synthesis, actual interconnection lines are determined at the routing stage. A fast interconnection length estimation technique is needed to help the synthesis stages before routing. Figure 1 depicts a simplified view of an FPGA chip. The chip has a rectangular array of identical slots, called Programmable logic cells (PLCs) . The input circuit needs to be mapped onto the slot array. Intra-chip routing resources are shown as inter-slot routing lines and switches. Lines are of variable lengths and switches exist at each crossing. Direct extension of the conventional delay estimation algorithms to FPGAs is inefficient [l] . The routing resources are limited and predetermined. The transistor sizes, pins on the chip, number of I/Os of PLCs, logic delays and the channel widths cannot be varied. Hence timing specifications of the chip are mainly controlled by interconnect.
Most of the previous approaches [I, 2, 3, 4, 51 have simplified the estimation problem by calculating Elmore function of the Manhattan distance or the semiperimeter length of the net under consideration. Switches are ignored. Our experiments showed that length and delay do not have a simple relation. In as a piecewise approximation function of wire length. We assume that the routing delay is a function of horizontal and vertical distances between PLCs, circuit size, fanout of the net, and routing congestion around the net. Our model is empirical and accurate for predicting actual delay values, and it performs even better for comparing two solutions.
The rest of the paper is organized as follows. Next section describes the chip specifications and the routing delay model. We provide statistical validation in section 3. This is followed by the results of prediction in section 4. Section 5 concludes the paper.
Routing Delay Model
Our empirical model is derived from actual delay values. These delay values were generated using AT&T's ORCA' Development System (ODS) [7] . The FPGA chip for our experiments is assumed to be ATT1C05 We assume intrachip routing delay of a node 6 as a following function as shown in Figure 2: where, H d is the horizontal distance, v d as the vertical distance, S is the circuit size, fiv, is the fanout of the net (N6) and is the routing congestion around 6. The model is developed for a particular chip, but our method of model generation can be easily extended to other FPGA chips. Similar experiments can be performed for various other FPGA architectures supported with synthesis tools. The model does not have to include chipdependent variables, but there are other circuit-specific synthesis-dependent variables, such as number of I/Os, PLC orientation, distance to fast routing lines, etc. It is very difficult to explore benchmark circuits with sufficient variance in values of these variables. Our model provides accurate results without considering these variables. Hence they may be statistically dependent on the variables we have already taken into consideration. We explain the explored variables in our formulation: InterPLC Distance: As H d and v d each vary from 0 to 11 for a node, the required routing resources vary. However, the delay is not directly proportional to these variables. Please refer to the surface plot in figure 3. We chose a circuit with 2 PLCs connected by one node. The two PLCs were placed at all possible positions on the chip. As the chip is almost unoccupied and there is only one fanout line, the variables affecting the routing delay are H d and v d only. The delay of the node does not increase linearly with H d and V d . A node spanning three slots involves three X I lines and spanning four slots utilizes one X4 line. As there are less switches in one X4 line than three XI lines, the routing delay is less for the four-slot node than a three-slot node. Thus, we cannot characterize the routing delay as a simple function of these distances. The reason for use of these two variables instead of a combined variable as Manhattan distance measure Circuit Size: As the size of the circuit grows, the routing requirements grow. In fact it is quite possible that aIl nodes in the circuit mapped on more than 120 PLCs (out of total 144) may not be routable on ATTlC05. Figure 4 shows sample average delay values plotted against various circuit size categories. Due to various design styles and application requirements, the circuits with the same size have differing routing requirements. This prohibits the delay to be a closed-form function of circuit size.
Fanout:
The placement of cells connecting a large fanout net is very crucial for its subsequent routing. If these cells are placed away from each other, the resulting circuit may not be even routable. Due to fixed routing resources, some of the fanout lines may take an indirect longer path than direct Manhattan line. Figure 4 depicts the effect of varying fanout on routing delay. Hence we include fanout as a variable in our routing delay model. Routing Congestion: The most difficult variable to analyze is routing congestion around a node. The values of circuit size and fanout are available before synthesis begins. Routing congestion is the most routing-dependent variable in our model. There is no simple metric to evaluate congestion. As this variable cannot be evaluated, the relation of routing delay to this variable is difficult to formulate. It is impossible to define an accurate analytical expression. Let A0 be occupied slots in bounding box of size A6 corresponding to 6. We define routing congestion Figure 4 shows the variance of routing delay versus p. The erratic behavior of this variable can be clearly seen in the figure. Furthermore, the variation in routing delay is as: p = % x 100 less than that due to other variables. Hence we have empirically determined and included a congestion multiplier as follows:
Empirical Model Generation
None of the variables has a direct relation with routing delay. All the above mentioned problems led us to design an empirical model for intrachip routing delay. To avoid overfitting errors, we do not generate delay models for large circuits. We performed preliminary experiments to determine the routing delay variation according to circuit size and determined following 5 categories: The generation of each table, though nonrecurring, required a large computer time. The total experiments took more than 6 months of continuous simulations. We include multiplicative coefficients to the final delay value depending on the congestion as explained above. The routing value for the future predictions is given bv:
Statistical Justification
We proved normality of our dataset by using normal scores plots and correlation analysis. The density plots with corresponding normal distributions for r (7,7,2,1,25), ~( 1 , 1 , 1 0 , 2 , 2 5 ) , r(5,0,40,4,25) and  r(O,l, 72,3,25 ) are shown in figures 5 and 6. The coefficients of correlation are found to be 0.9395,0.9836,0.9174 and 0.9632. As the stdandard deviations are orders of magnitude less than the mean values and the coefficients are close to 1, the assumption of normality of the sample routing delay values is justified. Hence the sample mean (7) can be used as an estimator for population mean, which is the expected prediction value of the routing delay.
We have done extensive analysis of variance (ANOVA)
to prove significance of all the variables; independence of 
Accuracy of Prediction
We placed, routed and analyzed 5 circuits, which are different from the circuits used to generate our delay model. Number of PLCs, maximum fanout and number of routing lines are listed in column 2 , 3 and 4 of table 1. The circuit ez-acu is a very large circuit with a high routing resource utilization. The need for routing resources increases with circuit size. Three estimation methods are used for comparing the accuracy of prediction: Model: This is our delay model. The circuit size is categorized. If the fanout exceeds the limit of our model, it is set to the maximum fanout supported by our model. Man: As explained in section 1, the most common approach followed by FPGA designers is Elmore delay model applied to Manhattan distance between PLCs. T E~~~ = sistance and GI is the capacitance per unit length of the routing line. We extracted RC parasitics information from the actual delay values and applied Elmore delay model, but the estimation is far from actual. We have chosen to follow the Manhattan length approach instead. The average of 5000 one-length delay values is found to be 1 . 2~.
We estimate the Manhattan delay as T M~, , = 1.2Md. Table 1 . Estimated delay values of our method lie close to this line T, = Tp, which shows that our delay model is accurate.
The routing delay needs to be estimated for comparison of two solutions during a step in circuit synthesis. The delay model should be able to accurately identify the better solution (lower routing delay) between the two. As our model T P
Actual Delay
Actual Delay 
Conclusions
We presented an empirical routing delay model for estimating interconnection delays in FPGAs. We assume that the routing delay is a function of interPLC distances, circuit size, fanout of the net and routing congestion in the channel. We performed extensive simulations of various circuits to generate a huge dataset. Our method generated look-up tables for various values of the assumed variables. We proved normality of the datasets and significance of the variables using ANOVA. Our results show that our method predicts the delays within 20% of actual and it outperforms Manhattan distance, linear regression and Elmore delay methods. We can tune the multiplying coefficients related to routing congestion to improve the accuracy of our model further. The model can be extended to other FPGA chips in future.
